Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects

نویسندگان

  • Woojin Jin
  • Yungseon Eo
  • William R. Eisenstadt
  • Jongin Shim
چکیده

A new fast and accurate capacitance determination methodology for intricate multilayer VLSI interconnects is presented. Since a multilayer interconnect structure is too complicated to be directly tractable, it is simplified by investigating charge distributions within the system. The quasi-three-dimensional (3-D) capacitances of the structure are then determined by combining a set of solid-ground-based two-dimensional (2-D) capacitances and shielding effects that can be independently calculated from the simplified structure. The shielding effects due to the neighboring lines of a line can be analytically determined from the given layout dimensions. The solid-ground-based 2-D capacitances can also be quickly computed from the simplified structure. Thus, the proposed capacitance determination methodology is much more costefficient than conventional 3-D-based methods. It is shown that the calculated quasi-3-D capacitances have excellent agreement with 3-D field-solver-based results within 5% error.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fast Parameters Extraction of Multilayer and Multiconductor Interconnects Using Geometry Independent Measured Equation of Invariance

Measured Equation of Invariance(MEI) is a new concept in computational electromagnetics. It has been demonstrated that the MEI is such an eecient boundary truncation technique that the meshes can be terminated very close to the object and still strictly preserves the sparsity of the FD equations. Therefore, the nal system matrix encountered by MEI is a sparse matrix with size similar to that of...

متن کامل

A Novel Dimension Reduction Technique for 3d Capacitance Extraction of Vlsi Interconnects

abstract In this paper, a new method named Dimension Reduction Technique (DRT) is presented for capacitance extraction of 3D multilayer and multiconductor interconnects. In this technique, a complex 3D problem is decomposed to a series of simpler 2D problems. Therefore, it results in dramatical savings in computing time and memory usage. Compared to FASTCAP, a eld solver based on BEM with multi...

متن کامل

Fast Capacitance Extraction of Actual 3-D VLSI Interconnects Using Quasi-Multiple Medium Accelerated BEM

In this paper, a quasi-multiple medium (QMM) method based on the direct boundary element method (BEM) is presented to extract the capacitance of three-dimensional (3-D) very large scale integration interconnects with multiple dielectrics. QMM decomposes each dielectric layer into a few fictitious medium blocks, and generates an overall coefficient matrix with high sparsity. With the storage tec...

متن کامل

Quasi-TEM approach for shunt admittance parameters calculations of VLSI on-chip interconnects

In this paper a new method for efficient computation of the capacitance and conductance per unit length of the multilayer multiconductor IC interconnects is suggested. The conductors are thick or infinitesimally thin, and can be placed anywhere in the structure. The present spectral formalism involves constituents that contain only exponential functions with nonpositive arguments. The vertical ...

متن کامل

Line-to-ground capacitance calculation for VLSI: a comparison

A comparison is made between various approximations of the line-to-ground capacitance problem in a VLSI environment. It is shown that with up-to-date dimensions, the simple parallel-plate model is no longer adequate. However, easy-to-use and fast-to-compute formulas exist that result in accurate and reliable capacitance values. The parasitic capacitance problem is three-dimensional by nature. T...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 9  شماره 

صفحات  -

تاریخ انتشار 2001